
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
4
Maxim Integrated
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = +3.0V to +3.6V, VDVDD = +2.7V to VAVDD, fXIN CLOCK = 24.576MHz, fOUT = 16ksps, VREFIO = +2.5V (external), CREFIO =
CREF0 = CREF1 = CREF2 = CREF3 = 1μF to AGND, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DIGITAL INPUTS (SCLK,
CS, DIN, SYNC, CASCIN, DRDYIN, XIN)
Input Low Voltage
VIL
0.3 x
VDVDD
V
Input High Voltage
VIH
0.7 x
VDVDD
V
Input Hysteresis
VHYS
VDVDD = 3.0V
100
mV
Input Leakage Current
IL
±0.01
±1μA
Input Capacitance
CIN
15
pF
CMOS DIGITAL OUTPUTS (DOUT, CASCOUT,
DRDYOUT, CLKOUT)
Output Low Voltage
VOL
ISINK = 5mA
0.15 x
VDVDD
V
Output High Voltage
VOH
ISOURCE = 1mA
0.85 x
VDVDD
V
Three-State Leakage Current
ILT
±1
μA
Three-State Capacitance
COUT
15
pF
OPEN-DRAIN DIGITAL OUTPUTS (
OVRFLW, FAULT)
Output Low Voltage
VOL
ISINK = 5mA
0.15 x
VDVDD
V
Output High Voltage
VOH
Internal pullup only
0.85 x
VDVDD
V
Internal Pullup Resistance
30
k
POWER REQUIREMENTS
Analog Supply Voltage
AVDD
3.0
3.6
V
Digital Supply Voltage
DVDD
2.7
VAVDD
V
Normal operation
25
35
mA
Analog Supply Current (Note 11)
IAVDD
Shutdown and fXINCLOCK = 0Hz
0.1
5
μA
Normal operation
11
15
mA
Digital Supply Current (Note 11)
IDVDD
Shutdown and fXINCLOCK = 0Hz
0.3
μA
AC Positive-Supply Rejection
VAVDD = 3.3V + 100mVP-P at 1kHz
70
dB
DC Positive-Supply Rejection
VAVDD = VDVDD = 3.0V to 3.6V
75
dB
ESD PROTECTION
All Pins
ESD
Human Body Model
2.5
kV
TIMING CHARACTERISTICS (Figures 7–10)
SCLK Clock Period
tSCP
50
ns
SCLK Pulse Width (High and Low)
tPW
20
ns
DIN or CS to SCLK Fall Setup
tSU
10
ns
SCLK Fall to DIN Hold
tHD
0ns
SCLK Rise to CS Rise
tCSH1
0ns